View of Implementation of Fast, Power and Energy Efficient CMOS Flip-Flops in 45 Nm Regime

Return to Article Details Implementation of Fast, Power and Energy Efficient CMOS Flip-Flops in 45 Nm Regime Download Download PDF